首頁>74AC377MTCX_NL>規(guī)格書詳情
74AC377MTCX_NL中文資料仙童半導(dǎo)體數(shù)據(jù)手冊(cè)PDF規(guī)格書
74AC377MTCX_NL規(guī)格書詳情
General Description
The AC/ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW.
The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flops Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.
Features
■ ICC reduced by 50
■ Ideal for addressable register applications
■ Clock enable for address and data synchronization applications
■ Eight edge-triggered D-type flip-flops
■ Buffered common clock
■ Outputs source/sink 24mA
■ See 273 for master reset version
■ See 373 for transparent latch version
■ See 374 for 3-STATE version
■ ACT377 has TTL-compatible inputs
| 供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
24+ |
N/A |
62000 |
一級(jí)代理-主營優(yōu)勢(shì)-實(shí)惠價(jià)格-不悔選擇 |
詢價(jià) | |||
ON Semiconductor |
24+ |
20-DIP(0.300 |
56300 |
詢價(jià) | |||
TOSHIBA |
21+ |
DIP |
9866 |
詢價(jià) | |||
Fairchild |
23+ |
33500 |
詢價(jià) | ||||
FAIRCHILD |
2016+ |
SOP72 |
6523 |
只做原裝正品現(xiàn)貨!或訂貨! |
詢價(jià) | ||
FAIRCHILD |
23+ |
NA |
19960 |
只做進(jìn)口原裝,終端工廠免費(fèi)送樣 |
詢價(jià) | ||
NS/國半 |
23+ |
DIP |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
詢價(jià) | ||
FAIRCHILD |
23+ |
SOP7.2 |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
詢價(jià) | ||
Fairchild/ON |
22+ |
20DIP |
9000 |
原廠渠道,現(xiàn)貨配單 |
詢價(jià) | ||
NS/國半 |
23+ |
DIP20 |
25031 |
原廠授權(quán)代理,海外優(yōu)勢(shì)訂貨渠道?？商峁┐罅繋齑?詳 |
詢價(jià) |
