74LVC1G02GW集成電路（IC）的門反相器規(guī)格書PDF中文資料

廠商型號	74LVC1G02GW
參數屬性	74LVC1G02GW 封裝/外殼為5-TSSOP，SC-70-5，SOT-353；包裝為管件；類別為集成電路（IC）的門反相器；產品描述：IC GATE NOR 1CH 2-INP 5TSSOP
功能描述	Single 2-input NOR gate
絲印標識	VB
封裝外殼	SOT353-1 / 5-TSSOP，SC-70-5，SOT-353
文件大小	255.89 Kbytes
頁面數量	16 頁
生產廠商	Nexperia B.V. All rights reserved
企業(yè)簡稱	NEXPERIA【安世】
中文名稱	安世半導體(中國)有限公司官網
原廠標識
數據手冊	下載地址一下載地址二到原廠下載
更新時間	2025-2-22 22:59:00
人工找貨	74LVC1G02GW價格和庫存，歡迎聯系客服免費人工找貨

1. General description

The 74LVC1G02 is a single 2-input NOR gate. Inputs can be driven from either 3.3 V or 5 V

devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V

environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and

fall times. This device is fully specified for partial power down applications using IOFF. The IOFF

circuitry disables the output, preventing the potentially damaging backflow current through the

device when it is powered down.

2. Features and benefits

? Wide supply voltage range from 1.65 V to 5.5 V

? Overvoltage tolerant inputs to 5.5 V

? High noise immunity

? CMOS low power dissipation

? IOFF circuitry provides partial Power-down mode operation

? ±24 mA output drive (VCC = 3.0 V)

? Latch-up performance exceeds 250 mA

? Direct interface with TTL levels

? Complies with JEDEC standard:

? JESD8-7 (1.65 V to 1.95 V)

? JESD8-5 (2.3 V to 2.7 V)

? JESD8C (2.7 V to 3.6 V)

? JESD36 (4.5 V to 5.5 V)

? ESD protection:

? HBM JESD22-A114F exceeds 2000 V

? MM JESD22-A115-A exceeds 200 V

? Multiple package options

? Specified from -40 °C to +85 °C and -40 °C to +125 °C