ADC3568中文資料德州儀器數(shù)據(jù)手冊PDF規(guī)格書

廠商型號(hào) |
ADC3568 |
功能描述 | ACD354x Single Channel 14-bit 250MSPS and 500MSPS Analog-to-Digital Converter (ADC) |
文件大小 |
4.30007 Mbytes |
頁面數(shù)量 |
83 頁 |
生產(chǎn)廠商 | Texas Instruments |
企業(yè)簡稱 |
TI1【德州儀器】 |
中文名稱 | 德州儀器官網(wǎng) |
原廠標(biāo)識(shí) | ![]() |
數(shù)據(jù)手冊 | |
更新時(shí)間 | 2025-5-2 11:16:00 |
人工找貨 | ADC3568價(jià)格和庫存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
ADC3568規(guī)格書詳情
1 Features
? 14-bit, single channel 250 and 500MSPS ADC
? Noise spectral density: -158.5dBFS/Hz
? Thermal Noise: 74.5dBFS
? Single core (non-interleaved) ADC architecture
? Power consumption:
– 435mW (500MSPS)
– 369mW (250MSPS)
? Aperture jitter: 75fs
? Buffered analog inputs
– Programmable 100 and 200Ω termination
? Input fullscale: 2Vpp
? Full power input bandwidth (-3dB): 1.4GHz
? Spectral performance (fIN = 70MHz, -1dBFS):
– SNR: 73.8dBFS
– SFDR HD2,3: 82dBc
– SFDR worst spur: 94dBFS
? Digital down-converters (DDCs)
– Up to four independent DDC
– Complex and real decimation
– Decimation: 2x, 4x to 32768x decimation
– 48-bit NCO phase coherent frequency hopping
? DDR/Serial LVDS interface
– 16-bit Parallel SDR, DDR LVDS for DDC
bypass
– Serial LVDS for decimation
– 32-bit output option for high decimation
2 Applications
? Software defined radio
? Spectrum analyzer
? Radar
? Spectroscopy
? Power amplifier linearization
? Communications infrastructure
3 Description
The ADC3548 and ADC3549 (ADC354x) is a 14-
bit, 250 and 500MSPS, single channel analog to
digital converter (ADC). The device is designed for
high signal-to-noise ratio (SNR) and delivers a noise
spectral density as low as -158.5dBFS/Hz.
The power efficient ADC architecture consumes
435mW at 500MSPS and provides power scaling with
lower sampling rates (369mW at 250MSPS).
The ADC354x includes a quad band digital downconverter
(DDC) supporting wide band decimation by
2 to narrow band decimation by 32768. The DDC
uses a 48-bit NCO which supports phase coherent
and phase continuous frequency hopping.
The ADC354x is outfitted with a flexible LVDS
interface. In decimation bypass mode, the device
uses a 14-bit wide parallel SDR or DDR LVDS
interface. When using decimation, the output data is
transmitted using a serial LVDS interface reducing the
number of lanes needed as decimation increases. For
high decimation rates, the output resolution can be
increased to 32-bit.
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
TI(德州儀器) |
24+ |
WQFN40 |
1652 |
原裝現(xiàn)貨,免費(fèi)供樣,技術(shù)支持,原廠對(duì)接 |
詢價(jià) | ||
AD |
21+ |
DIP |
12588 |
原裝正品,自己庫存 假一罰十 |
詢價(jià) | ||
TI/德州儀器 |
23+ |
4000 |
原廠授權(quán)代理,海外優(yōu)勢訂貨渠道??商峁┐罅繋齑?詳 |
詢價(jià) | |||
TI/德州儀器 |
23+ |
40-WQFN |
4194 |
原裝正品代理渠道價(jià)格優(yōu)勢 |
詢價(jià) | ||
AD |
20+ |
DIP |
1 |
進(jìn)口原裝現(xiàn)貨,假一賠十 |
詢價(jià) | ||
ADI/亞德諾 |
21+ |
原封裝 |
13880 |
公司只售原裝,支持實(shí)單 |
詢價(jià) | ||
TI |
21+ |
原廠COC隨貨 |
500000 |
原裝正品 |
詢價(jià) | ||
TI/德州儀器 |
25+ |
40-WQFN(5x5) |
65248 |
百分百原裝現(xiàn)貨 實(shí)單必成 |
詢價(jià) | ||
TI/德州儀器 |
23+ |
RFIDSUB-0 |
6500 |
專注配單,只做原裝進(jìn)口現(xiàn)貨 |
詢價(jià) | ||
TI(德州儀器) |
23+ |
- |
15000 |
專業(yè)幫助客戶找貨 配單,誠信可靠! |
詢價(jià) |