首頁>CY7C1032-8JC>規(guī)格書詳情
CY7C1032-8JC中文資料賽普拉斯數(shù)據(jù)手冊PDF規(guī)格書
CY7C1032-8JC規(guī)格書詳情
Functional Description
The CY7C1031 and CY7C1032 are 64K by 18 synchronous cache RAMs designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 8.5 ns. A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access.
Features
? Supports 66-MHz Pentium? microprocessor cache systems with zero wait states
? 64K by 18 common I/O
? Fast clock-to-output times
— 8.5 ns
? Two-bit wraparound counter supporting Pentium microprocessor and 486 burst sequence (7C1031)
? Two-bit wraparound counter supporting linear burst sequence (7C1032)
? Separate processor and controller address strobes
? Synchronous self-timed write
? Direct interface with the processor and external cache controller
? Asynchronous output enable
? I/Os capable of 3.3V operation
? JEDEC-standard pinout
? 52-pin PLCC packaging
產(chǎn)品屬性
- 型號:
CY7C1032-8JC
- 制造商:
Cypress Semiconductor
- 功能描述:
SRAM Chip Sync Single 5V 1.125M-Bit 64K x 18 8.5ns 52-Pin PLCC
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
CYP |
22+ |
PLCC52 |
5000 |
原裝現(xiàn)貨庫存.價格優(yōu)勢!! |
詢價 | ||
CYPRESS/賽普拉斯 |
22+ |
PLCC |
20000 |
原裝現(xiàn)貨,實單支持 |
詢價 | ||
ADI |
23+ |
PLCC |
7000 |
詢價 | |||
Cypress Semiconductor Corp |
22+ |
NA |
500000 |
萬三科技,秉承原裝,購芯無憂 |
詢價 | ||
CYPRESS/賽普拉斯 |
22+ |
PLCC |
20000 |
原裝現(xiàn)貨,實單支持 |
詢價 | ||
CYPRESS |
24+ |
PLCC52 |
35210 |
一級代理/放心采購 |
詢價 | ||
CY |
23+ |
PLCC |
9526 |
詢價 | |||
CY |
24+ |
PLCC44 |
3500 |
原裝現(xiàn)貨,可開13%稅票 |
詢價 | ||
CYPRESS |
22+ |
null |
3187 |
原裝現(xiàn)貨 |
詢價 | ||
CYPRESS |
2023+ |
PLCC52 |
80000 |
一級代理/分銷渠道價格優(yōu)勢 十年芯程一路只做原裝正品 |
詢價 |