DM9000BE中文資料聯(lián)杰數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

General Description

The DM9000B is a fully integrated and cost-effective low pin count single chip Fast Ethernet controller with a general processor interface, a 10/100M PHY and 4K Dword SRAM. It is designed with low power and high performance process interface that support 3.3V with 5V IO tolerance.

Features

■ Supports processor interface: byte/word of I/O command to internal memory data operation

■ Integrated 10/100M transceiver With HP Auto-MDIX

■ Supports back pressure mode for half-duplex

■ IEEE802.3x flow control for full-duplex mode

■ Supports wakeup frame, link status change and magic packet events for remote wake up

■ Support 100M Fiber interface.

■ Integrated 16K Byte SRAM

■ Build in 3.3V to 1.8V regulator

■ Supports early Transmit

■ Supports IP/TCP/UDP checksum generation and checking

■ Supports automatically load vendor ID and product ID from EEPROM

■ Optional EEPROM configuration

■ Very low power consumption mode:

– Power reduced mode (cable detection)

– Power down mode

– Selectable TX drivers for 1:1 or 1.25:1 transformers for additional power reduction.

■ Compatible with 3.3V and 5.0V tolerant I/O

■ DSP architecture PHY Transceiver.

■ 48-pin LQFP, 0.18 um process