首頁(yè)>EBE10UE8ACWB-6E-E>規(guī)格書(shū)詳情
EBE10UE8ACWB-6E-E中文資料美光科技數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)
| 廠商型號(hào) |
EBE10UE8ACWB-6E-E |
| 功能描述 | 1GB Unbuffered DDR2 SDRAM DIMM |
| 文件大小 |
239.46 Kbytes |
| 頁(yè)面數(shù)量 |
29 頁(yè) |
| 生產(chǎn)廠商 | Elpida Memory |
| 企業(yè)簡(jiǎn)稱 |
ELPIDA【美光科技】 |
| 中文名稱 | 美光科技股份有限公司官網(wǎng) |
| 原廠標(biāo)識(shí) |  |
| 數(shù)據(jù)手冊(cè) | |
| 更新時(shí)間 | 2025-2-21 14:04:00 |
| 人工找貨 | EBE10UE8ACWB-6E-E價(jià)格和庫(kù)存，歡迎聯(lián)系客服免費(fèi)人工找貨 |
相關(guān)芯片規(guī)格書(shū)
更多EBE10UE8ACWB-6E-E規(guī)格書(shū)詳情
Features
? Double-data-rate architecture; two data transfers per clock cycle
? The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture
? Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver
? DQS is edge-aligned with data for READs; centeraligned with data for WRITEs
? Differential clock inputs (CK and /CK)
? DLL aligns DQ and DQS transitions with CK transitions
? Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
? Data mask (DM) for write data
? Posted /CAS by programmable additive latency for better command and data bus efficiency
? Off-Chip-Driver Impedance Adjustment and On-Die-Termination for better signal quality
? /DQS can be disabled for single-ended Data Strobe operation
產(chǎn)品屬性
- 型號(hào)：
EBE10UE8ACWB-6E-E
- 制造商：
ELPIDA
- 制造商全稱：
Elpida Memory
- 功能描述：
1GB Unbuffered DDR2 SDRAM DIMM
