首頁(yè)>HCS193HMSR>規(guī)格書詳情
HCS193HMSR中文資料Intersil數(shù)據(jù)手冊(cè)PDF規(guī)格書
| 廠商型號(hào) |
HCS193HMSR |
| 功能描述 | Radiation Hardened Synchronous 4-Bit Up/Down Counter |
| 文件大小 |
158.74 Kbytes |
| 頁(yè)面數(shù)量 |
9 頁(yè) |
| 生產(chǎn)廠商 | Intersil Corporation |
| 企業(yè)簡(jiǎn)稱 |
Intersil |
| 中文名稱 | Intersil Corporation官網(wǎng) |
| 原廠標(biāo)識(shí) |  |
| 數(shù)據(jù)手冊(cè) | |
| 更新時(shí)間 | 2025-5-4 20:00:00 |
| 人工找貨 | HCS193HMSR價(jià)格和庫(kù)存，歡迎聯(lián)系客服免費(fèi)人工找貨 |
HCS193HMSR規(guī)格書詳情
Description
The Intersil HCS193MS is a Radiation Hardened 4-bit binary UP/ DOWN synchronous counter.
Presetting the counter to the number on the preset data inputs (P0 - P3) is accomplished by a low on the asynchronous parallel load input (PL). The counter is incremented on the low to high transition of the clock-up input (high on the clock-down), decremented on the low to high transition of the clock-down input (high on the clock-up). A high level on the MR input overrides any other input to clear the counter to zero. The Terminal Count Up goes low half a clock period before the zero count is reached and returns high at the maximum count.
Features
? 3 Micron Radiation Hardened CMOS SOS
? Total Dose 200K RAD (Si)
? SEP Effective LET No Upsets: >100 MEV-cm2/mg
? Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit Day (Typ)
? Dose Rate Survivability: >1 x 1012 RAD (Si)/s
? Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse
? Latch-Up Free Under Any Conditions
? Military Temperature Range: -55°C to +125°C
? Significant Power Reduction Compared to LSTTL ICs
? DC Operating Voltage Range: 4.5V to 5.5V
? Input Logic Levels
??? - VIL = 0.30 VCC Max
??? - VIH = 0.70 VCC Min
? Input Current Levels Ii ≤ 5μA at VOL, VOH
產(chǎn)品屬性
- 型號(hào)：
HCS193HMSR
- 制造商：
INTERSIL
- 制造商全稱：
Intersil Corporation
- 功能描述：
Radiation Hardened Synchronous 4-Bit Up/Down Counter
