首頁(yè)>HD74HCT533>規(guī)格書詳情

HD74HCT533中文資料瑞薩數(shù)據(jù)手冊(cè)PDF規(guī)格書

HD74HCT533
廠商型號(hào)

HD74HCT533

功能描述

Octal D-type Transparent Latches (with inverted 3-state outputs)

文件大小

121.46 Kbytes

頁(yè)面數(shù)量

9 頁(yè)

生產(chǎn)廠商 Renesas Technology Corp
企業(yè)簡(jiǎn)稱

RENESAS瑞薩

中文名稱

瑞薩科技有限公司官網(wǎng)

原廠標(biāo)識(shí)
數(shù)據(jù)手冊(cè)

下載地址一下載地址二到原廠下載

更新時(shí)間

2025-2-23 17:10:00

人工找貨

HD74HCT533價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨

HD74HCT533規(guī)格書詳情

Description

When the latch enable input is high, the Q outputs of HD74HCT373 will follow the D inputs and the Q outputs of HD74HCT533 will follow the inversion of the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals present at the other inputs and the state of the storage elements.

Features

? LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility

? High Speed Operation: tpd (Data to Q) = 14 ns typ (CL = 50 pF)

? High Output Current: Fanout of 15 LSTTL Loads

? Wide Operating Voltage: VCC = 4.5 to 5.5 V

? Low Input Current: 1 μA max

? Low Quiescent Supply Current: ICC (static) = 4 μA max (Ta = 25°C)

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
RENESAS/瑞薩
24+
SOP5.2
880000
明嘉萊只做原裝正品現(xiàn)貨
詢價(jià)
RENESAS(瑞薩)/IDT
1923+
SOIC-20_53MM
2260
向鴻只做原裝正品,我們沒有假貨!倉(cāng)庫(kù)庫(kù)存優(yōu)勢(shì)
詢價(jià)
RENESAS/瑞薩
589220
16余年資質(zhì) 絕對(duì)原盒原盤 更多數(shù)量
詢價(jià)
RENESAS
24+
SOP
35200
一級(jí)代理/放心采購(gòu)
詢價(jià)
24+
DIP
18
詢價(jià)
HIT
22+
SOP
1000
全新原裝現(xiàn)貨!自家?guī)齑?
詢價(jià)
RENESAS/瑞薩
22+
SOP20
9000
原裝正品
詢價(jià)
HIT
23+
SOP20
5000
原裝正品,假一罰十
詢價(jià)
TI/德州儀器
2447
SOP-20W
100500
一級(jí)代理專營(yíng)品牌!原裝正品,優(yōu)勢(shì)現(xiàn)貨,長(zhǎng)期排單到貨
詢價(jià)
RENESAS/瑞薩
22+
SOP5.2
21000
原廠原包裝。假一罰十??砷_13%增值稅發(fā)票。
詢價(jià)