首頁(yè)>ICS2509CYG-T>規(guī)格書(shū)詳情

ICS2509CYG-T中文資料ICST數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

ICS2509CYG-T
廠商型號(hào)

ICS2509CYG-T

功能描述

3.3V Phase-Lock Loop Clock Driver

文件大小

248.21 Kbytes

頁(yè)面數(shù)量

7 頁(yè)

生產(chǎn)廠商 Integrated Circuit Systems
企業(yè)簡(jiǎn)稱

ICST

中文名稱

Integrated Circuit Systems官網(wǎng)

原廠標(biāo)識(shí)
數(shù)據(jù)手冊(cè)

下載地址一下載地址二

更新時(shí)間

2025-5-4 14:30:00

人工找貨

ICS2509CYG-T價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨

ICS2509CYG-T規(guī)格書(shū)詳情

General Description

The ICS2509C is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the CLKIN signal with the CLKOUT signal. It is specifically designed for use with synchronous SDRAMs. The ICS2509C operates at 3.3V VCC and drives up to nine clock loads.

Features

? Meets or exceeds PC133 registered DIMM specification 1.1

? Spread Spectrum Clock Compatible

? Distributes one clock input to one bank of five and one bank of four outputs

? Separate output enable(OEA,OEB) for each output bank

? Operating frequency 25 MHz to 175 Mhz

? External feedback input (FBIN) terminal is used to synchrionize the outputs to the clock input

? No external RC network required

? Operates at 3.3V Vcc

? Plastic 24-pin 173mil TSSOP package

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
ICS
24+
TSOP24
880
詢價(jià)
ICS
22+
TSSOP24
38576
原裝正品現(xiàn)貨,可開(kāi)13個(gè)點(diǎn)稅
詢價(jià)
ICS
24+
TSOP
80000
只做自己庫(kù)存,全新原裝進(jìn)口正品假一賠百,可開(kāi)13%增
詢價(jià)
TI
02+
TSSOP24
226
一級(jí)代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力
詢價(jià)
IDT
24+
TSSOP-24
4081
優(yōu)勢(shì)現(xiàn)貨
詢價(jià)
ICS
2223+
TSSOP24
26800
只做原裝正品假一賠十為客戶做到零風(fēng)險(xiǎn)
詢價(jià)
ICS
2005
TSSOP
78
原裝現(xiàn)貨海量庫(kù)存歡迎咨詢
詢價(jià)
ICS
23+
4032
5020
全新原裝現(xiàn)貨
詢價(jià)
ICS
24+
TSOP24
5825
公司原廠原裝現(xiàn)貨假一罰十!特價(jià)出售!強(qiáng)勢(shì)庫(kù)存!
詢價(jià)
ICS
2020+
0252+
592
百分百原裝正品 真實(shí)公司現(xiàn)貨庫(kù)存 本公司只做原裝 可
詢價(jià)