ICS8532AY-01T中文資料ICST數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

GENERAL DESCRIPTION

The ICS8532-01 is a low skew, 1-to-17, Differential-to-3.3V LVPECL Fanout Buffer and a member of the HiPerClockS? family of High Performance Clock Solutions from ICS. The ICS8532-01 has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the ICS8532-01 ideal for those clock distribution applications demanding well defined performance and repeatability.

FEATURES

? 17 differential 3.3V LVPECL outputs

? Selectable CLK, nCLK or LVPECL clock inputs

? CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL

? PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL

? Maximum output frequency up to 500MHz

? Translates any single-ended input signal (LVCMOS, LVTTL, GTL) to 3.3V LVPECL levels with resistor bias on nCLK input

? Output skew: 50ps (maximum)

? Part-to-part skew: 250ps (maximum)

? Propagation delay: 2.5ns (maximum)

? 3.3V operating supply

? 0°C to 70°C ambient operating temperature

? Industrial temperature information available upon request