SL74LS138D中文資料SLS數(shù)據(jù)手冊PDF規(guī)格書

This schottky-clamped TTL MSI circuit is designed to be used in high-performance memory-decording or data-routing applications requiring very short propagation delay time. In high-performance memory systems this decode can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit the delay times of this decorder and the enable time of the memory are usually less than the typical access times of the memory. This means that the effective system delay introduced by the schottky-clampled system decoder is negligible.

· Designed Specifically for High Speed Memory Decoders and Data Transmission Systems

· Incorporate 3 Enabler Inputs to Simplify Cascading AND/OR Data Reception

· Schottky Clamped for High Performance