UPD44324092BF5-E40-FQ1中文資料瑞薩數(shù)據(jù)手冊PDF規(guī)格書

Features

? 1.8 ± 0.1 V power supply

? 165-pin PLASTIC BGA (15 x 17)

? HSTL interface

? PLL circuitry for wide output data valid window and future frequency scaling

? Pipelined double data rate operation

? Common data input/output bus

? Two-tick burst for low DDR transaction size

? Two input clocks (K and K#) for precise DDR timing at clock rising edges only

? Two output clocks (C and C#) for precise flight time

and clock skew matching-clock and data delivered together to receiving device

? Internally self-timed write control

? Clock-stop capability. Normal operation is restored in 20 μs after clock is resumed.

? User programmable impedance output (35 to 70 Ω)

? Fast clock cycle time : 3.3 ns (300 MHz), 3.5ns (287MHz), 4.0 ns (250 MHz), 5.0 ns (200 MHz)

? Simple control logic for easy depth expansion

? JTAG 1149.1 compatible test access port