UPD72873中文資料瑞薩數(shù)據(jù)手冊(cè)PDF規(guī)格書

FEATURES

? Compliant with Link Layer Services as defined in 1394 Open Host Controller Interface specification release 1.1

? Compliant with Physical Layer Services as defined in IEEE Std 1394a-2000

? Provides two cable ports at 100/200/400 Mbps

? Super Low power consumption for Physical Layer

? Compliant with protocol enhancement as defined in IEEE Std1394a-2000

? Modular 32-bit host interface compliant to PCI Specification release 2.2

? Supports PCI-Bus Power Management Interface Specification release 1.1

? Modular 32-bit host interface compliant to Card Bus Specification

? Cycle Master and Isochronous Resource Manager capable

? Built-in FIFOs for isochronous transmit (2048 bytes), asynchronous transmit (2048 bytes), and receive (3072bytes)

? Supports D0, D1, D2, D3hot

? Supports wake up function from D3cold

? 32-bit CRC generation and checking for receive/transmit packets

? 4 isochronous transmit DMAs and 4 isochronous receive DMAs supported

? 32-bit DMA channels for physical memory read/write

? Clock generation by 24.576 MHz X’tal

? 2-wire Serial EEPROM TM interface supported

? Separate power supply Link and PHY

? Programmable latency timer from serial EEPROM in Cardbus mode (CARD_ON = 1)