首頁>PLL102-10SC>規(guī)格書詳情

PLL102-10SC中文資料PLL數(shù)據(jù)手冊(cè)PDF規(guī)格書

PLL102-10SC
廠商型號(hào)

PLL102-10SC

功能描述

Low Skew Output Buffer

文件大小

180.37 Kbytes

頁面數(shù)量

6

生產(chǎn)廠商 PhaseLink Corporation
企業(yè)簡(jiǎn)稱

PLL

中文名稱

PhaseLink Corporation官網(wǎng)

原廠標(biāo)識(shí)
數(shù)據(jù)手冊(cè)

下載地址一下載地址二

更新時(shí)間

2025-5-4 23:00:00

人工找貨

PLL102-10SC價(jià)格和庫存,歡迎聯(lián)系客服免費(fèi)人工找貨

PLL102-10SC規(guī)格書詳情

DESCRIPTION

The PLL102-10 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed clocks and is available in 8-pin SOIC or MSOP package. It has two outputs that are synchronized with the input. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than ±350 ps, the device acts as a zero delay buffer.

FEATURES

? Frequency range 50 ~ 120MHz.

? Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to outputs.

? Zero input - output delay.

? Less than 700 ps device - device skew.

? Less than 250 ps skew between outputs.

? Less than 100 ps cycle - cycle jitter.

? 2.5V or 3.3V power supply operation.

? Available in 8-Pin SOIC or MSOP package.

產(chǎn)品屬性

  • 型號(hào):

    PLL102-10SC

  • 制造商:

    PLL

  • 制造商全稱:

    PLL

  • 功能描述:

    Low Skew Output Buffer

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫存 備注 價(jià)格
PHASELIN
24+
NA/
30
優(yōu)勢(shì)代理渠道,原裝正品,可全系列訂貨開增值稅票
詢價(jià)
PHASELI
24+
SSOP48
8000
只做自己庫存,全新原裝進(jìn)口正品假一賠百,可開13%增
詢價(jià)
PHASELIN
20+
TSSOP8
2960
誠信交易大量庫存現(xiàn)貨
詢價(jià)
PHASELINK
25+23+
SSOP
36452
絕對(duì)原裝正品全新進(jìn)口深圳現(xiàn)貨
詢價(jià)
PHASELIN
22+
SSOP48
5000
全新原裝現(xiàn)貨!自家?guī)齑?
詢價(jià)
24+
SSOP
17
詢價(jià)
16+
FBGA
4000
進(jìn)口原裝現(xiàn)貨/價(jià)格優(yōu)勢(shì)!
詢價(jià)
PHASELI
2447
SSOP48
100500
一級(jí)代理專營品牌!原裝正品,優(yōu)勢(shì)現(xiàn)貨,長期排單到貨
詢價(jià)
ZCOMM
24+
SMD
1680
ZCOMM專營品牌進(jìn)口原裝現(xiàn)貨假一賠十
詢價(jià)
PHASELIN
0350+
SSOP48
30
一級(jí)代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力
詢價(jià)